- Built Environment
- Computing and Networks
- Control, Robotics and Sensors
- Electrical Regulations
- Electromagnetics and Radar
- Energy Engineering
- Healthcare Technologies
- History and Management of Technology
- IET Codes and Guidance
- Manufacturing
- Materials, Circuits and Devices
- Model Forms
- Security
- Telecommunications
- Transportation
Phase-Locked Frequency Generation and Clocking
Architectures and circuits for modern wireless and wireline systems
Edited by Woogeun Rhee
Phase-Locked Frequency Generation and Clocking covers essential topics and issues in current Phase-Locked Loop design, from a light touch of fundamentals to practical design aspects. Both wireless and wireline systems are considered in the design of low noise frequency generation and clocking systems. Topics covered include architecture and design, digital-intensive Phase-Locked Loops, low noise frequency generation and modulation, clock-and-data recovery, and advanced clocking and clock generation systems.
The book not only discusses fundamental architectures, system design considerations, and key building blocks but also covers advanced design techniques and architectures in frequency generation and clocking systems. Readers can expect to gain insights into phase-locked clocking as well as system perspectives and circuit design aspects in modern Phase-Locked Loop design.
About the Editors
Woogeun Rhee is a Professor in the Institute of Microelectronics and the Department of Microelectronics and Nanoelectronics at Tsinghua University, Beijing, China. He has over 20 years of professional career in integrated circuit design with nearly 10 years in industry and 13 years in academia. From 1997 to 2001, he was with Conexant Systems, Newport Beach, CA, where he developed a low-power low-cost fractional-N frequency synthesizer product. From 2001 to 2006, he was with IBM Thomas J. Watson Research Center, Yorktown Heights, NY and worked on clocking circuits for high-speed I/O serial links, including low-jitter phase-locked loops, clock-and-data recovery circuits, and on-chip testability circuits. He has published ›150 IEEE publications and currently holds 24 US patents. He is an IEEE Distinguished Lecturer (2016–2017) and an Ex-Officio Administrative Committee (AdCom) member of the Solid-State Circuits Society (2020).
Publication Year: 2020
Pages: 736
ISBN-13: 978-1-78561-885-7
Format: HBK
Editors: Woogeun Rhee